SDXL + ControlNet Canny 宏观架构 从条件编码、完整 denoiser 到 VAE 解码;关键 shape 均取自 CNXL-CANNY-FULL 的实测记录。 1. SDXL + ControlNet Canny 宏观架构 从条件编码、完整 denoiser 到 VAE 解码;关键 shape 均取自 CNXL-CANNY-FULL 的实测记录。 CNXL-CANNY-FULL Prompttoken IDsCLIP-LOpenCLIP bigG完整文本编码器[1, 77, 2048]Noisy latent / tokensbatch = 1[1, 4, 128, 128]ControlNet ConditionCanny / latent condition[1, 3, 1024, 1024]UNet2DConditionModelDual-CLIP Control residual完整生产层数,未折叠[1, 4, 128, 128]VAE Decoderlatent → pixels[1, 3, 1024, 1024]Final image[1, 3, 1024, 1024] ACTUAL-CUDA-FULL-TOPOLOGY BF16 · NVIDIA A100-SXM4-40GB · native 1024² · 1 shape-equivalent denoiser timestep